

## Final program

Monday 14 <sup>th</sup>		
		Length
08:00 - 08:45	Registration	0:45
08:45 - 09:15	Opening session	0:30
09:15 - 10:15	<b>Keynote speech (Richard Marshall, Xitex)</b>	1:00
Session chair:	Ilia Polian	
10:15 - 11:10	<b>Posters I (coffee break)</b>	0:55
<b>Topic: PUFs and TRNGs</b>		
Paper #		
14	<a href="#">Ugo Mureddu, Lilian Bossuet and Viktor Fischer</a>	A comparison of PUF cores suitable for FPGA devices
15	<a href="#">Brisbane Ovilla and Lilian Bossuet</a>	Device Authentication Based on PUF Noise Characterization
28	<a href="#">Thomas Sarno, Romain Wacquez, Philippe Maurine, Khalil Jradi, Jean-Michel Portal, Driss Aboulkassimi, Sarra Souiki-Figuigui, Jérémie Postel-Pellerin, Pierre Canet, Maxime Chambonneau and David Grojo</a>	Electromagnetic Analysis Perturbation using Chaos Generator
30	<a href="#">Honorio Martin, Giorgio Di Natale and Pedro Peris-Lopez</a>	Poster: A Self-Repairable TRNG
31	<a href="#">Yoav Weizman, Batya Karp and Osnat Keren</a>	Modeling SRAM cell stability for randomness evaluation of PUF cells
42	<a href="#">Linus Feiten, Matthias Sauer and Bernd Becker</a>	Using LUT-specific delays to mitigate biases in delay-based PUFs and increase area efficiency on FPGAs
48	<a href="#">Domenico Amelino and Mario Barbareschi</a>	A software PUF-based Chain-of-Trust for IoT Devices
11:10 - 12:30	<b>Session I</b>	1:20
Session chair:	Daniel Arumi	
<b>Topic: STSM presentations</b>		
Paper #		
STSM-1	<a href="#">Ke Jiang</a>	Real-Time Scheduling as a Countermeasure Against DPA
STSM-2	<a href="#">Maria Méndez Real</a>	Investigation on Spatial Isolation against Logical Cache-based Side-Channel Attacks in Multi/Many-Core Architectures
STSM-3	<a href="#">Tania Richmond</a>	DPA Aiming the Secret Permutation in the McEliece Cryptosystem
STSM-4	<a href="#">Airo Farulla Giuseppe</a>	Model Driven Design of Secure Properties for Vision-Based Applications
12:30 - 14:30	<b>Lunch</b>	2:00
14:30 - 16:10	<b>Session II</b>	1:40
Session chair:	Nele Mentens	
<b>Topic: PUFs and TRNGs</b>		
Paper #		
5	<a href="#">Oto Petura, Ugo Mureddu, Nathalie Bochard, Lilian Bossuet and Viktor Fischer</a>	Evaluation of AIS-20/31 compliant TRNG cores implemented on FPGAs
12	<a href="#">Raimondo Luzzi, Marco Bucci, Christoph Böhm and Maximilian Hofer</a>	A Reliable Low-area Low-power PUF-based Key Generator
20	<a href="#">Matthias Hiller, Aysun Gurur Önalan and Georg Sigl</a>	Enhanced PUF Key Derivation through Multiple Readouts and ECC Decodings
41	<a href="#">Christine Utz, Johannes Tobisch and Georg T. Becker</a>	Extended Abstract: Analysis of 1000 Arbiter PUF based RFID Tags
57	<a href="#">Elena Ioana Vatajelu and Giorgio Di Natale</a>	High-Entropy STT-MTJ-based TRNG
16:10 - 17:30	<b>Posters II (coffee break)</b>	1:20
<b>Topic: Validation and Evaluation / Detection of malicious components</b>		
Paper #		
11	<a href="#">Erica Tena-Sánchez, Salvador Canas, Irene Duran and Antonio Acosta</a>	Vulnerability Evaluation and Secure Design Methodology of Cryptohardware for ASIC-embedded Secure Applications to Prevent Side-Channel Attacks
36	<a href="#">Mosabbah Mushir Ahmed, David Hely, Etienne Perret and Romain Siragusa</a>	Authentication of IC based on Electromagnetic Signature
44	<a href="#">Matteo Bollo and Giorgio Di Natale</a>	On the randomness of Field Coupled Nanomagnets
54	<a href="#">Laurent Sauvage, Youssef Souissi and Sofiane Takarabt</a>	Secure Silicon: Towards Virtual Prototyping
60	<a href="#">Núria Carrió, Victor Montilla, Raul Suarez and Jordi Mujal</a>	OP-TEE Resistance against Side Channel and Fault Injection Attacks
29	<a href="#">Jelena Milosevic and Nicolas Sklavos</a>	Malware in IoT Hardware Devices
17:30 - 20:00	Welcome reception	2:30

## Tuesday 15<sup>th</sup>

			Length
08:00 - 09:40	<b>Session III</b> Session chair: Salvador Manich <b>Topic: Validation and Evaluation</b>		1:40
Paper #			
25	<a href="#">Pascal Sasdrich</a> , Amir Moradi and Tim Güneysu	Hiding Higher-Order Side-Channel Leakage - Randomizing Threshold Implementations in Reconfigurable Hardware	
40	<a href="#">Florian Wilde</a> , Berndt Gammel and Michael Pehl	Spatial Correlations in Physical Unclonable Functions	
51	<a href="#">Viacheslav Izosimov</a> and Martin Törngren	Security Evaluation of Cyber-Physical Systems in Society-Critical Internet of Things	
59	<a href="#">Natalia Mendo</a> , Rubén Nuevo and David Hernandez	Experimental results on smartcards' IC EM radiation	
39	<a href="#">Michael Weiner</a> and Salvador Manich	The SALVADOR simulation framework	
09:40 - 10:50	<b>Posters III (coffee break)</b> <b>Topic: Fault attack injection, detection and protection / Reconfigurable devices for secure functions</b>		1:10
Paper #			
10	<a href="#">Francisco Eugenio Potestad-Ordóñez</a> , Carlos Jesus Jiménez-Fernández and Manuel Valencia-Barrero	Fault Injection on FPGA implementations of Trivium Stream Cipher using Clock Attacks	
13	<a href="#">Timothé Riom</a> , Jean-Max Dutertre and Olivier Potin	Practical results on laser-induced instruction-skip attacks into microcontrollers	
22	<a href="#">Apostolos Fournaris</a> , <a href="#">Louiza Papachristodoulou</a> , Lejla Batina and Nicolas Sklavos	Secure and Efficient RNS Approach for Elliptic Curve Cryptography	
46	<a href="#">Yaara Neumeier</a> and <a href="#">Osnat Keren</a>	Robust Error Detecting Codes for Detecting Fault Injections in Multilevel Memories	
50	<a href="#">Shlomo Engelberg</a> and <a href="#">Osnat Keren</a>	Trustworthy Communications across Parallel Asynchronous Channels with Glitches	
21	<a href="#">Madalin Neagu</a> and Salvador Manich	Random masking interleaved scrambling technique as a countermeasure for DPA/DEMA attacks in cache memories	
45	<a href="#">Vojtech Miškovský</a> , Hana Kubatova and Martin Novotny	Influence of Fault-tolerant Design Methods on Resistance against Differential Power Analysis in FPGA	
52	<a href="#">Domenico Amelino</a> , <a href="#">Mario Barbareschi</a> and Alessandro Cilardo	Extending Device Security and Trust adopting Intel SGX	
56	<a href="#">Alberto Carelli</a> , <a href="#">Giorgio Di Natale</a> , <a href="#">Tiziana Margaria</a> , <a href="#">Paolo Prinetto</a> and <a href="#">Antonio Varriale</a>	Securing data via the SEcube(TM) open security platform	
61	<a href="#">Ofer Hadar</a> , Rami Segal and Raz Birman	H.264 Motion Vectors Based Cyber Defense/Attack Techniques	
10:50 - 12:30	<b>Session IV</b> Session chair: Michael Pehl <b>Topic: Fault attack injection, detection and protection</b>		1:40
Paper #			
7	<a href="#">Jan Burchard</a> , <a href="#">Maël Gay</a> , <a href="#">Jan Horácek</a> , <a href="#">Ange-Salomé Messeng Ekossone</a> , <a href="#">Tobias Schubert</a> , <a href="#">Bernd Becker</a> , <a href="#">Ilia Polian</a> and <a href="#">Martin Kreuzer</a>	Small Scale AES Toolbox: Algebraic and Propositional Formulas, Circuit-Implementations and Fault Equations	
17	<a href="#">Baris Ege</a> , <a href="#">Pedro Maat Massolino</a> and <a href="#">Lejla Batina</a>	Smart Card Fault Injections with High Temperatures	
24	<a href="#">Juvenal Araujo</a> , <a href="#">Pedro Matutino</a> and <a href="#">Ricardo Chaves</a>	Residue Number System Hardware Emulator and Instructions Generator	
34	<a href="#">Hila Rabii</a> , <a href="#">Yaara Neumeier</a> and <a href="#">Osnat Keren</a>	Low Complexity High Rate Robust Codes	
53	<a href="#">Yang Cao</a> , <a href="#">Vladimir Rozic</a> , <a href="#">Bohan Yang</a> , <a href="#">Josep Balasch</a> and <a href="#">Ingrid Verbauwhede</a>	Exploring active manipulation attacks on the TERO random number generator	
12:30 - 14:30	<b>Lunch</b>		2:00
14:30 - 20:50	Cultural visit and dinner		6:20

## Wednesday 16<sup>th</sup>

			Length
08:00 - 09:00	<b>Invited speaker (Michael Pehl, EISEC - TUM)</b> Session chair: Rosa Rodriguez		1:00
09:00 - 10:20	<b>Session V</b> Session chair: Ioana Vatajelu <b>Topic: Reconfigurable devices for secure functions</b>		1:20
Paper #			
16	<a href="#">Johanna Sepulveda</a> , Ramon Fernandes, Cesar Marcon and Georg Sigl	Dynamic Security-aware Routing for Zone-based data Protection in Multi-Processor System-on-Chips	
19	<a href="#">Matej Bartík</a> and Jiri Bucek	A Low-Cost Unified Experimental FPGA Board for Cryptography Applications	
26	<a href="#">Jori Winderickx</a> , Joan Daemen and Nele Mentens	On the parallelization of slice-based Keccak implementations on Xilinx FPGAs	
35	<a href="#">Nicolas Sklavos</a> , Paris Kitsos and Artemios G. Voyatzis	On the Hardware Implementation Efficiency of CAESAR Authentication Ciphers for FPGA Devices	
10:20 - 11:10	<b>Posters IV (coffee break)</b> <b>Topic: Manufacturing test of secure devices / Reverse engineering countermeasures / Other topics</b>		0:50
Paper #			
6	Marek Laban, Miloš Drutarovský, Viktor Fischer and Michal Varchola	Platform for testing and evaluation of PUFs and TRNGs implemented in FPGAs	
9	<a href="#">Fabien Majeric</a> , Eric Bourba and Lilian Bossuet	Reversing the field to attack the SoCs - Double use of EM-fields to defeat the complexity-	
33	<a href="#">Papa-Sidy Ba</a> , Sophie Dupuis, Marie-Lise Flottes, Giorgio Di Natale and Bruno Rouzeyre	Detection and Prevention of Hardware Trojan through Logic Testing	
18	<a href="#">Anton Biasizzo</a> and Franc Novak	JTAG Security Extension Design Tool	
27	<a href="#">Moshe Avital</a> , Alexander Fish and Osnat Keren	From Full-Custom to Fully-Standard Cell Power Analysis Countermeasures	
8	<a href="#">Jo Vliegen</a> , Bob Koninckx, Dave Singelée and Nele Mentens	Real-time encryption and authentication of medical video streams on FPGA	
43	<a href="#">Stefano Di Mascio</a> , Marco Ottavi, Gianluca Furano and Selcuk Baktir	Enabling Cubesat Commercial Applications by Low-Power Encryption	
58	<a href="#">Stjepan Picek</a> , Annelie Heuser, Sylvain Guillet, Domagoj Jakobovic and Nele Mentens	On the Machine Learning Techniques for Side-channel Analysis	
11:10 - 12:30	<b>Session VI</b> Session chair: Carles Ferrer <b>Topic: Manufacturing test of secure devices / Reverse engineering countermeasures / Hardware Trojans in IPs and ICs</b>		1:20
Paper #			
49	<a href="#">Hermann Seuschek</a> , Fabrizio De Santis and Oscar Guillen	Side-Channel Leakage Models for IoT Processors	
23	<a href="#">Arash Nejat</a> , David Hely and Vincent Berouille	Reusing Logic Masking to Facilitate Hardware Trojan Detection	
38	<a href="#">Johanna Baehr</a> and Michael Tempelmeier	Circuit Clustering Methods for Netlist Reverse Engineering	
55	<a href="#">Francesco Regazzoni</a> , Georg T Becker and Ilia Polian	Trojans in Early Design Steps - An Emerging Threat	
12:30 - 14:30	<b>Lunch</b>		2:00
14:30 - 14:50	Closing session		0:20
14:50 - 15:10	MC Meeting Session		0:20
15:10 - 17:10	Open meeting follow up for other projects in future		2:00